1. Introduction
===============

As a nonvolatile memory, ferroelectric-gate field-effect-transistors (FeFETs) have many advantages in high-density integration, low power dissipation, non-destructive readout operation, and good scalability \[[@B1-materials-03-04950]\]. A variety of FeFETs had been investigated over the past decades \[[@B2-materials-03-04950],[@B3-materials-03-04950],[@B4-materials-03-04950],[@B5-materials-03-04950],[@B6-materials-03-04950],[@B7-materials-03-04950],[@B8-materials-03-04950],[@B9-materials-03-04950],[@B10-materials-03-04950]\]. However, despite much effort by a lot of research groups, data retention time of the FeFETs has been short. In order to explain the cause of this short data retention, the effects of depolarization field \[[@B11-materials-03-04950]\] and unsaturated polarizations \[[@B12-materials-03-04950]\] in ferroelectric layers have been discussed.

A promising gate-material combination of metal/ferroelectric/insulator/semiconductor (MFIS) and a good process for FeFETs having long data retention were found by the author (S.S.) in 2002 \[[@B13-materials-03-04950],[@B14-materials-03-04950],[@B15-materials-03-04950],[@B16-materials-03-04950],[@B17-materials-03-04950],[@B18-materials-03-04950]\]. Since then, FeFETs became a real candidate for practical nonvolatile memories. We have continuously studied not only further technological development of FeFETs but also FeFET applications to integrated circuits. We are now investigating two kinds of applications of the FeFETs, which are FeCMOS nonvolatile logic circuits and FeNAND flash memories. Note that FeFETs based on different materials and on different types have been investigated during the last decade, which are listed only partially in \[[@B19-materials-03-04950],[@B20-materials-03-04950],[@B21-materials-03-04950],[@B22-materials-03-04950],[@B23-materials-03-04950],[@B24-materials-03-04950],[@B25-materials-03-04950],[@B26-materials-03-04950]\].

In this paper, we will first describe our FeFET development, and second, we will show recent results of the FeFET applications to FeCMOS and FeNAND flash memories.

2. Progress of Ferroelectric-Gate Field-Effect-Transistors
==========================================================

The promising material combination of the MFIS gate stack discovered in 2002 was Pt/SrBi~2~Ta~2~O~9~/(HfO~2~)~x~(Al~2~O~3~)~1−x~/Si. Hereafter, SrBi~2~Ta~2~O~9~ and (HfO~2~)~x~(Al~2~O~3~)~1−x~ are abbreviated as SBT and Hf-Al-O, respectively. A schematic cross section is shown in [Figure 1](#materials-03-04950-f001){ref-type="fig"}. The *I*~d~ *vs.* gate voltage (*V*~g~) characteristic for an *n*-channel MFIS FET (x = 0.75) is shown in [Figure 2](#materials-03-04950-f002){ref-type="fig"} \[[@B15-materials-03-04950]\]. When the applied *V*~g~ was varied from −6.0 V to +6.0 V, a hysteresis loop with a wide memory window of 1.6 V and a large *I*~d,on~/*I*~d,off~ ratio over 10^7^ at *V*~g~ = 1.7 V was obtained due to the ferroelectricity. The *I*~d~ increase at negative *V*~g~ in [Figure 2](#materials-03-04950-f002){ref-type="fig"} is not due to a gate leakage current, but due to a current between the *p*-type substrate and the *n*^+^-drain. This *I*~d~ increase was closely correlated to the overlap length of the drain and gate. When this overlap length was shortened, the drain current increase at the negative gate voltage was lowered. Thus, the increased current at the negative gate voltages is a gate-induced leakage current (GIDL) between the drain bulk (*n*^+^) and the drain-surface inversion (*p*) layer under the gate area \[[@B15-materials-03-04950]\].

[Figure 3](#materials-03-04950-f003){ref-type="fig"} shows *I*~d~ data retention characteristics of the MFIS FET \[[@B13-materials-03-04950],[@B14-materials-03-04950],[@B15-materials-03-04950],[@B16-materials-03-04950],[@B17-materials-03-04950],[@B18-materials-03-04950]\]. During the *I*~d,on~ retention measurement, *V*~g~ was kept at a bias gate voltage *V*~keep~ = 1.7 V after *V*~g~ = +6.0 V was applied to polarize the ferroelectric SBT. For the *I*~d,off~ retention measurement, *V*~g~ was kept at the same bias gate voltage, *V*~keep~ = 1.7 V, after *V*~g~ = −6.0 V was applied. Both the *I*~d,on~ and *I*~d,off~ retention characteristics were measured up to 10^6^ s (12 days). The *I*~d,on~/*I*~d,off~ ratio was about 10^7^ immediately after data writing and still larger than 10^6^ after 12 days. A plot of the memory window *vs.* the applied *V*~g~ amplitude or scan voltage is shown in the inset of [Figure 2](#materials-03-04950-f002){ref-type="fig"}. The inset indicates that the ferroelectric polarization is not saturated yet at a scan voltage of 8.0 V. This concludes that the usage of saturated polarization is not a necessary condition to get FeFETs with long retention. The fact that a FeFET with long retention was achieved means that nonvolatile FeFETs can work even under the presence of the depolarization field in the MFIS gate stack.

![Schematic cross section of a fabricated FeFET. Gate, ferroelectric and insulator are made of Pt, SBT and Hf-Al-O, respectively. Reprinted from \[[@B17-materials-03-04950]\] with permission of the Japan Society of Applied Physics.](materials-03-04950-g001){#materials-03-04950-f001}

![Drain current-gate voltage curves of an *n*-channel Pt/SBT/Hf-Al-O/Si FeFET at *V*~g~ = ±6.0 V. The inset was made by measuring the curves at *V*~g~ = ±4.0, ±5.0, ±6.0, ±7.0 and ±8.0 V. Scan voltage is each gate-voltage amplitude applied to the FeFET. The almost linearly increasing memory window shown in the inset indicates that ferroelectric polarization in the FeFET is not saturated even at *V*~g~ = ±8.0 V. Reproduced from \[[@B15-materials-03-04950]\] with permission of IEEE.](materials-03-04950-g002){#materials-03-04950-f002}

![Drain current retention of a Pt/SBT/Hf-Al-O/Si FeFET. Potential 10 year retention is indicated by the extension lines on the measured retention curves. Modified from \[[@B15-materials-03-04950]\].](materials-03-04950-g003){#materials-03-04950-f003}

Endurance tests were also performed \[[@B15-materials-03-04950]\]. A cycle of the endurance pulse is shown in the inset of [Figure 4](#materials-03-04950-f004){ref-type="fig"}. The *I*~d,on~ and *I*~d,off~ were measured at *V*~keep~ = 2.0 V after a large number of the endurance pulse cycles were applied to the FET gate electrode. As shown in [Figure 4](#materials-03-04950-f004){ref-type="fig"}, there was no serious deterioration until 10^12^ cycles. Even after 10^12^ cycles, the *I*~d,on~/*I*~d,off~ ratio was more than 10^6^.

![Pulse endurance property of a Pt/SBT/Hf-Al-O/Si FeFET. The inset shows a cycle of the gate voltages which were periodically applied. Reprinted from \[[@B15-materials-03-04950]\] with permission of IEEE.](materials-03-04950-g004){#materials-03-04950-f004}

The fabrication process is typically as follows: On a substrate with the source- and drain-regions, an Hf-Al-O or HfO~2~ buffer insulating layer was deposited in 13 Pa N~2~-ambient by a pulsed-laser deposition (PLD) technique. The substrate temperature during the deposition was 200 °C. The SBT layer was successively deposited by PLD in 13 Pa O~2~-ambient at the substrate temperature of 400 °C. The gate metal Pt was electron-beam evaporated. In order to crystallize the SBT layer and to bring out the ferroelectric properties in this layer, the sample was annealed at 800 °C in O~2~ for 1 h. Key points for Pt/SBT/Hf-Al-O/Si long-retention FeFETs found in 2002 are summarized as follows: Among MFS, MFIS and MFMIS gate structures, the author chose the MFIS as the most promising structure. As a lower dielectric constant ferroelectric SBT was selected. SBT needs rather high temperature annealing, and in fact a high temperature process of 800 °C and 1h was used to realize the inherent high ferroelectricity of SBT. There are a lot of requirements for the insulating layer (*I*) in MFIS. It should be a good oxygen diffusion barrier to reduce SiO~2~-like interfacial layer formation on the Si surface, and should be a high-*k* material to get a large voltage across *F* layer. It should also be strong for SBT annealing around 800 °C and should have chemically stable interface between *F* and *I*. Further, it should have good interface between *I*/Si as the channel of the memory transistors, and should be dense to have small leakage currents. These must have been verified by making MFIS FETs ***actually.*** The Hf-Al-O chosen as the layer met all the requirements. The interfacial layer was formed but the thickness was acceptable for device operations. (A cross-sectional transmission electron microscopy (TEM) photo is shown in [Figure 5](#materials-03-04950-f005){ref-type="fig"}(a)) The Hf-Al-O shows dense amorphous properties. The *F*/*I* interface was chemically stable. The gate leakage current was suppressed to the order of or less than 10^−9^ A/cm^2^ as shown in [Figure 5](#materials-03-04950-f005){ref-type="fig"}(b). The composition ratio x = 1 of the insulator (HfO~2~)~x~(Al~2~O~3~)~1-x~ is HfO~2~. Pt/SBT/HfO~2~/Si FeFETs have also shown low gate-leakage current and excellent retention characteristics \[[@B13-materials-03-04950],[@B16-materials-03-04950],[@B27-materials-03-04950]\].

![(a) Cross-sectional view of a gate by TEM, reprinted from reference \[[@B17-materials-03-04950]\] with permission of the Japan Society of Applied Physics, and (b) a gate-leakage property of Pt/SBT/Hf-Al-O/Si FeFETs, reprinted from reference \[[@B15-materials-03-04950]\] with permission of IEEE.](materials-03-04950-g005){#materials-03-04950-f005}

In 2005 we produced self-aligned-gate FeFETs ([Figure 6](#materials-03-04950-f006){ref-type="fig"}(a)) with gate length *L* = 2µm and succeeded in measuring 33.5 day-long data retentions ([Figure 6](#materials-03-04950-f006){ref-type="fig"}(b)) \[[@B28-materials-03-04950]\]. By extrapolating from the obtained curves for on- and off-retention in [Figure 6](#materials-03-04950-f006){ref-type="fig"}, *I*~d~ on/off ratio over 10^4^ times is expected at 10 years after writing the data. There is also a report of Pt/SBT/HfO~2~/Si FeFET with one month retention \[[@B29-materials-03-04950]\]. Since the FeFET retention was no longer a crucial problem to be solved, we investigated other reliabilities of device performance at elevated temperatures \[[@B30-materials-03-04950],[@B31-materials-03-04950]\], threshold-voltage (*V*~th~) distribution \[[@B32-materials-03-04950]\], and *V*~th~ adjustment \[[@B33-materials-03-04950]\].

![(a) Self-aligned-gate process for fabricating FeFETs; (b) Drain current retention of a self-aligned-gate Pt/SBT/Hf-Al-O/Si FeFET with *L* = 2µm. Respective curves for on- and off-states were measured over one month. Thicknesses of the SBT and Hf-Al-O were 420 nm and 12 nm. Modified from \[[@B28-materials-03-04950]\].](materials-03-04950-g006){#materials-03-04950-f006}

###### 

Electrical properties of FeFETs measured at elevated temperatures. (a) Drain current-gate voltage curves, and (b) the drain current retentions of a *p*-channel Pt/SBT/Hf-Al-O/Si FeFET. Thicknesses of the SBT and Hf-Al-O were 600 nm and 7 nm. Reprinted from \[[@B30-materials-03-04950]\] with permission of the American Institute of Physics. Good stability of FeFET data retention even at 120 °C was also supported by measuring the retentions of an *n*-channel Pt/SBT/HfO~2~/SiON/Si FeFET (c). Thicknesses of the SBT and HfO~2~ were 450 nm and 6 nm. Reprinted from \[[@B31-materials-03-04950]\] with permission of IOP Publishing Ltd.

![](materials-03-04950-g007a)

![](materials-03-04950-g007b)

[Figures 7](#materials-03-04950-f007){ref-type="fig"} (a) and (b) showed very stable retention performance of a *p*-channel Pt/SBT/Hf-Al-O/Si FeFET at elevated temperatures up to 85 °C \[[@B30-materials-03-04950]\]. We also succeeded to obtain good retentions of an *n*-channel Pt/SBT/HfO~2~/SiON/Si FeFET at 120 °C ([Figure 7](#materials-03-04950-f007){ref-type="fig"}(c)) \[[@B31-materials-03-04950]\]. [Figure 7](#materials-03-04950-f007){ref-type="fig"}(a) indicated that rising current levels of off-state retention curves shown in [Figure 7](#materials-03-04950-f007){ref-type="fig"}(b) and (c), as the measurement temperature was increased, is due to temperature dependence of source-drain conduction in the FeFETs at their off states.

As shown in [Figures 8](#materials-03-04950-f008){ref-type="fig"}, statistical distribution of the threshold voltage *V~th~* for more than 90 Pt/SBT/Hf-Al-O/Si FeFETs distributed on an area of about 10 × 11 mm^2^ was estimated for both *p*- and *n*-channel devices. The average memory window was nearly 1.2 V at the sweep voltage amplitude of 5 V. The standard deviations of *V~th~* were about 7--8% and 3--5% of the memory window for the *n*-channel and *p*-channel FeFETs, respectively. These results indicate that the FeFET technology is up to a promising level for demonstrating an integrated circuit.

With regard to the downsizing of FeFETs, we have very recently fabricated FeFETs with *L* = 0.56 µm by using 200 nm-thick SBT \[[@B34-materials-03-04950]\]. As well as the early FeFETs introduced above in this chapter, the 0.56 µm FeFET showed good characteristics such as a memory window of 0.93 V, data retention measured over one day, and 10^8^ cycle endurance.

![(a) Drain current-gate voltage curves of 94 *n*-channel Pt/SBT/Hf-Al-O/Si FeFETs and (b) *V*~th~ distribution of the 94 *n*-channel FeFETs; (c) Drain current-gate voltage curves of 95 *p*-channel Pt/SBT/Hf-Al-O/Si FeFETs and (d) *V*~th~ distribution of the 95 *p*-channel FeFETs. Thicknesses of the SBT and Hf-Al-O were 400 nm and 7 nm. Reprinted from reference \[[@B32-materials-03-04950]\] with permission of IOP Publishing Ltd.](materials-03-04950-g008){#materials-03-04950-f008}

3. FeCMOS Nonvolatile Logic Circuits
====================================

Nonvolatile logic circuits with nonvolatile-memory function have attracted much interest for application to next-generation mobile devices with high-speed and low-power consumption \[[@B35-materials-03-04950],[@B36-materials-03-04950]\]. We have proposed FeCMOS circuits which are complementary metal-oxide-semiconductor (CMOS) circuits composed of FeFETs instead of conventional MOS FETs \[[@B37-materials-03-04950],[@B38-materials-03-04950]\]. The FeFETs have both the *n*-channel-type and *p*-channel-type as conventional MOS FETs have. A FeFET works as a logic transistor or a conventional MOS transistor when a voltage difference between the gate and the substrate (*V*~gsub~) is small enough to show negligibly narrow memory windows in *I*~d~-*V*~g~ curves. On the other hand, the FeFET works as a nonvolatile memory transistor when the *V*~gsub~ is large enough to show wide memory windows in the *I*~d~-*V*~g~ curves.

Principles of logic-and-memory function switching are demonstrated in [Figure 9](#materials-03-04950-f009){ref-type="fig"} which show a single-stage FeFET inverter with the gate-signal amplitude directly changed \[[@B37-materials-03-04950]\]. At the logic operation, *V*cc is set to *V*~H~ and *V*ss is set to *V*~L~. *V*~H~ or *V*~L~ is given to the gate (*V*~in~) correspondingly, *V*~L~ or *V*~H~ appear to the output terminal (*V*~out~). In this normal inverter operation, the logic swing *V*~H~-*V*~L~ is so small that the *I*~d~-*V*~g~ curves both for *p*- and *n*-channel FeFETs are almost non-hysteretic ([Figure 9](#materials-03-04950-f009){ref-type="fig"}(a)). At the memory operation, it consists of Write-, Sleep- and Read-modes. In order to write logic data at the input *V*~in~, *V*~in~ is increased to *V*~HH~ (*V*~HH~ \>\> *V*~H~) if *V*~in~ = *V*~H~, and is decreased to *V*~LL~ (*V*~LL~ \<\< *V*~L~) if *V*~in~ = *V*~L~. Then, all supplied voltages are reduced to zero, and the circuit goes into Sleep mode. At the Read, correct information is readout by supplying voltages again to the power supply terminals (*V*cc = *V*~H~ and *V*ss = *V*~L~). This operation is non-destructive as shown in [Figure 9](#materials-03-04950-f009){ref-type="fig"}(b). The long data retention was confirmed at the measurement of up to 1.2 days ([Figure 9](#materials-03-04950-f009){ref-type="fig"}(c)).

![(a) Schema explaining nonvolatile logic operation of the FeCMOS inverter; (b) Demonstrations of operational switching between logic and memory mode of the FeCMOS inverte; (c) *V*~out~-data retention with nondestructive readout. Reproduced from \[[@B37-materials-03-04950]\] with permission of the Institution of Engineering and Technology.](materials-03-04950-g009){#materials-03-04950-f009}

In a practical usage, we do not know the input *V*~in~ status, *V*~H~ or *V*~L,~ at the write timing, but *V*~HH~ or *V*~LL~ has to be correctly given. A double-stage FeCMOS inverter circuit ([Figure 10](#materials-03-04950-f010){ref-type="fig"}(a)) is the simplest circuit for this purpose. For data writing, the supplied voltages of the first stage were enhanced to *V*~H1~ = *V*~H~ + δ*V*~H~ and *V*~L1~ = *V*~L~ − δ*V*~L~. After that, the circuit went in the sleep mode by reducing all supply voltages to zero. Nondestructive data readout was confirmed by supplying again the voltages, *V*~H~ and *V*~L,~ only to the power supply terminals of the second stage. Data retentions of the circuit logic outputs (*V*~out~s) over 30.5 h were measured as shown in [Figure 10](#materials-03-04950-f010){ref-type="fig"}(b) \[[@B38-materials-03-04950]\].

![(a) Microscopic photo and (b) measured retention with nondestructive readout of double-stage FeCMOS inverter circuit. Reproduced from \[[@B38-materials-03-04950]\] with permission of IEICE.](materials-03-04950-g010){#materials-03-04950-f010}

4. FeNAND Flash Memory
======================

NAND flash memories are now popular high-density nonvolatile memories \[[@B39-materials-03-04950],[@B40-materials-03-04950]\]. Conventional NAND flash memories are constructed by floating-gate (FG) type MOSFET memory cells. The mechanism of program and erase (P/E) operations is electron tunneling through a thin insulator between the FG and semiconductor channel. Program voltage for the FG-NAND cells is around 20 V and P/E cycle endurance is about 10^4^ times. As a solution to the problems of high operation voltage and low P/E endurance, we have proposed FeNAND flash memory using FeFETs instead of the FG-MOSFETs as memory cells. The FeNAND will have program voltages around 6 V and more than 10^8^ times P/E endurance \[[@B41-materials-03-04950]\]. The FeNAND is scalable by 4F^2^ rule (F: the feature size) as well as the FG-NAND. Capacitance-coupling noise problem to the adjacent cells can be expected to be small due to the very high permittivity of the ferroelectric even when they are downsized to 10--20 nm in the future. We investigated single-cell performance of the FeNAND. P/E endurance ([Figure 11](#materials-03-04950-f011){ref-type="fig"}) and data retention after program, erase, *V*~pgm~ disturb and *V*~pass~ disturbs ([Figure 12](#materials-03-04950-f012){ref-type="fig"}) were measured \[[@B41-materials-03-04950]\]. Ten year-long retention can be expected as suggested in [Figure 12](#materials-03-04950-f012){ref-type="fig"}.

![Program/erase endurance characteristics up to 10^8^ cycles of a FeNAND memory cell. Reproduced from \[[@B41-materials-03-04950]\] with permission of IEEE.](materials-03-04950-g011){#materials-03-04950-f011}

![Data retention after the program, erase, *V*~pgm~ disturb and *V*~pass~ disturbs. Reproduced from \[[@B41-materials-03-04950]\] with permission of IEEE.](materials-03-04950-g012){#materials-03-04950-f012}

![(a) Equivalent circuit of a 4 × 2 FeNAND memory cell array and (b) distribution of accumulated bit-line currents of 51 programmed patterns, which were measured every time after an erase-and-program cycle. Reproduced from \[[@B42-materials-03-04950]\] with permission of IOP Publishing Ltd.](materials-03-04950-g013){#materials-03-04950-f013}

Operations of arrayed ferroelectric (Fe-) NAND flash memory cells: erase, program and read, were demonstrated for the first time using a small cell array of four word lines by two NAND strings ([Figure 13](#materials-03-04950-f013){ref-type="fig"}(a)). The memory cells and select-gate transistors were all *n*-channel Pt/SBT/Hf-Al-O/Si FeFETs. The erase was performed by applying 10 µs-wide 7 V pulses to *n*- and *p*-wells. The program was performed by applying 10 µs-wide 7 V pulses to selected word lines. Accumulated read currents of 51 programmed patterns in the FeNAND flash memory cell array successfully showed distribution of the two distinguishable "0" and "1" states \[[@B42-materials-03-04950]\] ([Figure 13](#materials-03-04950-f013){ref-type="fig"}(b)). Retention times of bit-line currents were obtained over 33 hours for both the "0" and "1" states in a program pattern.

5. Conclusions
==============

The developed Pt/SBT/Hf-Al-O/Si FeFETs have excellent long retention not only at room temperature but also at the elevated temperature of 120 °C. The FeFET threshold voltage positions could be well controlled and their distributions were small. Nonvolatile logic (FeCMOS) and NAND flash memory (FeNAND) are promising applications, and their fundamental operations were demonstrated by using the FeFET technology that we developed.
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